incorrect jedec timings table

pha

Member
For example DDR4-2133P can operate at 1067 MHz with CL15 and CL16.
And there is no 1000Mhz frequency
[attachment=3471]
(HWInfo v6.06.3770)


Here is JEDEC JESD79-4 specs for 2133 memory
[attachment=3473]

Correct values for my module is
[attachment=3472]
(Thanks Thaiphoon Burner)
 

Attachments

  • 2019-06-08_10-30-04.png
    2019-06-08_10-30-04.png
    13 KB · Views: 9
  • 2019-06-08_10-44-44.png
    2019-06-08_10-44-44.png
    6.2 KB · Views: 10
  • 2019-06-08_10-53-02.png
    2019-06-08_10-53-02.png
    70.5 KB · Views: 9

Martin

HWiNFO Author
Staff member
OK, I will adjust this. But I'm not sure if all modules fully adhere to speed bins defined by JEDEC.
 

pha

Member
In new version 3820 timings are looking better.
But not enough

[attachment=3479]
XMP profile have only one preset of timings and voltage.
My memory modules have only "16-18-18-36 3200Mhz 1.35v".

PS:there is memory with 2 profiles = 2 presets...
 

Attachments

  • 2019-06-15_20-35-43.png
    2019-06-15_20-35-43.png
    7.4 KB · Views: 5

Martin

HWiNFO Author
Staff member
But XMP defines also a set of CAS Latencies supported, so the values shown above should be correct as long as they fall within that set (which they do).
I will adjust rounding of some clocks in the report and remove some duplicates..
 
Top